|
Advice Beginners BIOS Guide CPUs Links Mainboards Memory Network Storage Video/Sound Cards Contact Forum SiteMap Sponsors WebNews Home |
. | . |
Prices: Mainboards ABIT ASUS Chaintech Shuttle Soyo Tyan CPU Intel P4 2.4C-800 P4 2.6C-800 P4 2.8C-800 P4 3.0-800 P4 3.2-800 AMD AthlonXP XP 1700+ XP 2000+ XP 2400+ XP 2500+ XP 2700+ XP 3000+ XP 3200+ Athlon64 Athlon64 3200+ Athlon64 FX-51 Opteron Opteron 240 Opteron 242 Opteron 244 Opteron 246 Memory Corsair Crucial Kingston Mushkin OCZ |
|
|
|
LOSTCIRCUITS
|
|
| AMD's Phenom Processor - Beyond Erratum 298 | |
|
(Author: Michael Schuette, January 1, 2008) |
AMD Phenom Tech Specs

Per aspera at astra
| Model / Processor Frequency: | AMD Phenom Processor Model 9900 / 2.6GHz * |
| Model / Processor Frequency: | AMD Phenom Processor Model 9700 / 2.4GHz * |
| Model / Processor Frequency: | AMD Phenom Processor Model 9600 / 2.3GHz (Normal and Black Edition) |
| Model / Processor Frequency: | AMD Phenom Processor Model 9500 / 2.2GHz |
| L1 Cache Sizes: | 64K of L1 instruction and 64K of L1 data cache per core (512KB total L1 per processor) |
| L2 Cache Sizes: | 512KB of L2 data cache per core (2MB total L2 per processor) |
| L3 Cache Size: | 2MB |
| Memory Controller Type: | Integrated 128-bit wide memory controller *Note: configurable for dual 64-bit channels for simultaneous read/writes |
| Memory Controller Frequency: | Up to 1.8GHz with Dual Dynamic Power Management |
| Types of Memory: | Support for unregistered DIMMs up to PC2 8500 (DDR2-1066MHz) *Note: future 45nm processors versions to include support for DDR3 memory |
| HyperTransport 3.0: | One 16-bit/16-bit link @ up to 3.6GHz full duplex |
| Total Processor Bandwidth: | Up to 31.5 GB/s bandwidth |
| Packaging: | Socket AM2+ 940-pin organic micro pin grid array (micro-PGA) *Note: Phenom processors are backward-compatible with Socket AM2 motherboards |
| Fab location: | AMD's Fab 36 wafer fabrication facilities in Dresden, Germany |
| Process Technology: | 65nm (.065-micron) Silicon on Insulator (SOI) |
| Approximate Transistor count: | ~ 450 million (65nm) |
| Approximate Die Size: | 285 mm2 (65nm) |
| Nominal Voltage: | 1.1-1.25 Volts |
| Max TDP: | 95 Watts |
|
**ACP: *NOTE: *NOTE: *NOTE: *NOTE: *NOTE: |
**to be announced (see below) The Phenom 9900 and 9700 have a higher HT frequency of up to 4.0GHz (full duplex) The Phenom 9900 and 9700 have a higher 2.0GHz memory controller frequency The Phenom 9700 has a higher 125W max TDP The Phenom 9900 has a higher 140W max TDP |
ACP, AMD's New Metric for Power Consumption
ACP is AMD's newest addition to the ever growing family of acronyms, designating the term Average CPU Power as a new measure for power consumption that shall replace the Thermal Design Power. The rationale behind the new ACP metric is that customers and engineers do not need to abide by the same power specifications, as long as the engineers use TDP for the design of the platforms, customers can get a more educated idea about the power requirements by using the ACP metric. In a way, this makes sense, as long as the ACP does not exceed the values that we are measuring under load. Based on our measurements, this could turn into a very close call as we will show later in this article.
Phenom's Memory Controller
The memory controller of the Athlon 64 family has had its pros and cons. Running on the CPU at core speed, the actual memory frequencies were derived from a divider of the core frequency. Because of the limited number of integers between 5 and 10, the actual memory frequency was in most cases lower than what was specified in the BIOS or by the memory SPD. Needless to say that there were scenarios where this led to wasted performance. Also, despite the fact that the two channels could act semi independent from each other, a Read was always a Read and a Write always a Write.
Concurrent Reads and Writes in Dual Independent 64-bit Channel Mode
Whereas the Athlon 64 "dual channel" allowed for combination of two 64-bit wide memory channels to a 128-bit wide "superchannel", using linear 64+64 alignment or else byte-level interleaving (IIRC), the Phenom memory controller is far more sophisticated with respect to the protocols supported. Aside from the standard 2 x 64=128 bit scheme it is possible to "ungang" the two memory controllers to independently access individual sets of data. In unganged mode, each controller can serve one or several CPU cores to load data, more importantly, the controllers can be programmed to execute reads on one channel while performing writes on the second channel.
As mentioned, in the Athlon 64 generation, the memory controller always ran at clock speed and the memory clock was derived by means of a divisor. The memory controller in Phenom has its own power/voltage control and its own clock (independent of the CPU frequency). This has three significant implications:
Memory Support
The documentation on this subject is rather nebulous but supposedly, current Phenom processors will be capable of supporting DDR3 based on the platform infrastructure and recognition of the proper bit in the memory SPD. The official version by AMD is that DDR3 will be supported starting with the release of the 45nm process stepping of the Phenom family.
Backwards Compatibility
Phenom processors have the same pin-out configuration as the AM2 version of the Athlon 64. Athlon 64 "AM2" processors will run on Spider platform boards, courtesy of the dual-mode voltage regulator module.
![]() (AMD Phenom 9600 2.3GHz (HD9600WCGDBO)) |
next page: => The Spider Platform =>
All advice and educational articles on LostCircuits are free, but if you feel you can, please make a small donation to us!