Navigate:

Advice
Beginners
BIOS Guide
CPUs
Links
Mainboards
Memory
Network
Storage
Video/Sound Cards

Contact
Forum
SiteMap
Sponsors
WebNews
Home
. .

Prices:

Mainboards

ABIT
ASUS
Chaintech
Shuttle
Soyo
Tyan

CPU
Intel
P4 2.4C-800
P4 2.6C-800
P4 2.8C-800
P4 3.0-800
P4 3.2-800

AMD
AthlonXP
XP 1700+
XP 2000+
XP 2400+
XP 2500+
XP 2700+
XP 3000+
XP 3200+

Athlon64
Athlon64 3200+
Athlon64 FX-51

Opteron
Opteron 240
Opteron 242
Opteron 244
Opteron 246

Memory

Corsair
Crucial
Kingston
Mushkin
OCZ

Search Prices:








































































































































What are you
shopping for?



































































































































































LOSTCIRCUITS

SHORTCUTS:
The Bug that Wasn't
-50 Series / B3 Silicon
Test Configurations
Memory Subsystem
Power Consumption
TrueSpace and Power Efficiency
Cinebench
DVD-Shrink, MainConcept
VirtualDub/DivX
3DMark'06
World In Conflict
Crysis
F.E.A.R.
UnrealTournament3
Overclocking - The Final Analysis

Give Us Some Feedback on this Review

 AMD's Phenom X4 9850 - Silicon Revision B3
(Author: Michael Schuette, April 6, 2008)

B3 Silicon, the -50 Series

The latest silicon spin, dubbed B3 is the core of the -50 series of processor in which the problem with the TLB bug has been eliminated. Currently, no information has pulclicly been disclosed, how the issue was addressed, that is whether the existing silicon was tweaked to allow for stable operation above the previous threshold frequency or whether there were more fundamental changes put in place, most likely the latter happened. Whatever was done, though, appears to have worked, at least there is no more requirement to run on a crippled platform. So far so good, particularly in the desktop space this may be more than adequate and the -50 series will phase out the original Phenom as soon as inventory is turned over. Otherwise, nothing really has changed, thermal and power numbers are still the same and the official release of a 2.6 GHz version as in the promised Phenom 9900 or a potential 9950 based on silicon revision B3 is still outstanding.

What remains is what has been announced awhile ago, namely the fact that AMD is following in ATI's footsteps by releasing a "Pro", er, X3 series of CPU, in which only three cores are functional. Interestingly even with three cores only running, there is, at least officially, no reduction in the Max TDP. But then again, specs are specs and reality sometimes teaches otherwise. Interestingly, all currently listed X3 SKUs are based on the B2 silicon revision and, therefore, lack the -50 moniker. The only surviving X4 model number based on B2 is a new "low power" equivalent to the Athlon64 BE series, dubbed in this case 9100e and running at a tame 1.8GHz core speed with the NorthBridge at a further reduced 1.6GHz. Since the TLB-bug is at least to a certain degree frequency-dependent, a low-power, low frequency offering has to be a perfect solution for the B2 Silicon inventory without summoning the wrath of Austin's legal eagles.

This should wrap up the background of the mass release of the world's first native quad and triple core CPUs, we have specific details on the individual models in the following comparison tables.

AMD Phenom X4 9850 processor TECH SPECS:

Processor Frequency: 2.5GHz
L1 Cache Sizes:64K of L1 instruction and 64K of L1 data cache per core (512KB total L1 per processor)
L2 Cache Sizes:512KB of L2 data cache per core (2MB total L2 per processor)
L3 Cache Size:2MB
Memory Controller Type:Integrated 128-bit wide memory controller *
Memory Controller Speed:Up to 2.0GHz with Dual Dynamic Power Management
Types of Memory Supported:Support for unregistered DIMMs up to PC2 8500 (DDR2-1066MHz)
HyperTransport 3.0:One 16-bit/16-bit link @ up to 4.0GHz full duplex (2.0GHz x2)
Total Processor Bandwidth:Up to 33.1 GB/s bandwidth
Packaging:Socket AM2+ 940-pin organic micro pin grid array (micro-PGA)
Fab location:AMD's Fab 36 wafer fabrication facilities in Dresden, Germany
Process Technology:65-nanometer DSL SOI (silicon-on-insulator) technology
Approximate Transistor count:~ 450 million (65nm)
Approximate Die Size:285 mm2 (65nm)
Max Ambient Case Temp:61o Celsius
Nominal Voltage:1.2-1.3 Volts
Max TDP:125 Watts

AMD Phenom X4 9750 processor TECH SPECS:

Processor Frequency:2.4GHz
L1 Cache Sizes:64K of L1 instruction and 64K of L1 data cache per core (512KB total L1 per processor)
L2 Cache Sizes:512KB of L2 data cache per core (2MB total L2 per processor)
L3 Cache Size:2MB
Memory Controller Type:Integrated 128-bit wide memory controller *
Memory Controller Frequency:Up to 1.8GHz with Dual Dynamic Power Management
Types of Memory Supported:Support for unregistered DIMMs up to PC2 8500 (DDR2-1066MHz)
HyperTransport 3.0: One 16-bit/16-bit link @ up to 3.6GHz full duplex (1.8GHz x2)
Total Processor Bandwidth:Up to 31.5 GB/s bandwidth
Packaging: Socket AM2+ 940-pin organic micro pin grid array (micro-PGA)
Fab location: AMD's Fab 36 wafer fabrication facilities in Dresden, Germany
Process Technology:65-nanometer DSL SOI (silicon-on-insulator) technology
Approximate Transistor count:~ 450 million (65nm)
Approximate Die Size:285 mm2 (65nm)
Max Ambient Case Temp:61o Celsius
Nominal Voltage:1.2-1.3 Volts
Max TDP:125 Watts

AMD Phenom Processor Launched 3/27/2008
Phenom
Model No:
CPU Freq. MC & HT(x2)
Freq.
Max TDP Availability on 3/27/2008Price Core
Count
Silicon
Revision
Unlocked
Multiplier
"Black Edition"
OEMs Only Channel Only Channel
+ OEM
X4 98502.5GHz2.0GHz125W   Yes$235 1KU4B3Yes
X4 97502.4GHz1.8GHz125W Yes $215 1KU4B3 
X4 97502.4GHz1.8GHz95WYes   OEM Price4B3 
X4 96502.3GHz1.8GHz95WYes   OEM Price4B3 
X4 95502.2GHz1.8GHz95W   yes$195 1KU4B3 
X4 9100e1.8GHz1.6GHz65WYes   OEM Price4B2 
X3 86002.3GHz1.8GHz95WYes   OEM Price3B2 
X3 84002.1GHz1.8GHz95WYes   OEM Price3B2 

All Phenom cores feature 64kB L1 and 512kB of L2 cache, the 1MB L2 version is not available in the multicore version. However, we have noted a few times that there is very little performance increase to be had by going from the half cache to the full cache design in the case of AMD's architecture, whereas the die size penalty is quite substantial. More importantly, since the individual cores cannot talk to each other's L2 cache, a larger L2 would cause more contention because of the higher amount of duplicate / dirty entries. In so far, we don't miss the full cache at all especially since the shared 2 MB L3 cache makes up for the difference anyway.

next page: => How we tested =>

All advice and educational articles on LostCircuits are free, but if you feel you can, please make a small donation to us!
Thank you!

General disclaimer: This page only reflects the author's personal opinion and assumes no responsibility whatsoever regarding any of the contents or any damages that may occur explicitly or implicitly from reading the contents of this site. All names and trademarks mentioned in this review are the exclusive property of the respective parent companies.
All contents of this site are protected by international copyright laws. Reproduction of the contents even in parts is not allowed except after written permission by the author and referral to this site.
Copyright 2002 - 2008 LostCircuits