Navigate:

Advice
Beginners
BIOS Guide
CPUs
Links
Mainboards
Memory
Network
Storage
Video/Sound Cards

Contact
Forum
SiteMap
Sponsors
WebNews
Home
. .

Prices:

Mainboards

ABIT
ASUS
Chaintech
Shuttle
Soyo
Tyan

CPU
Intel
P4 2.4C-800
P4 2.6C-800
P4 2.8C-800
P4 3.0-800
P4 3.2-800

AMD
AthlonXP
XP 1700+
XP 2000+
XP 2400+
XP 2500+
XP 2700+
XP 3000+
XP 3200+

Athlon64
Athlon64 3200+
Athlon64 FX-51

Opteron
Opteron 240
Opteron 242
Opteron 244
Opteron 246

Memory

Corsair
Crucial
Kingston
Mushkin
OCZ

Search Prices:


























































































































LOSTCIRCUITS

SHORTCUTS:
A matter of 8 cores
Dual Independent Buses
FBDIMMs or back to the MTH
FBDIMMs, Take 2
The S5000XVN
Test Configuration
Memory Bandwidth
Latencies
Intercore and cache communication
DVD Shrink, & Mainconcept H.264
Futuremarks
Cinebench, POV Ray
TrueSpace and Render Power
Power Consumption
Final Thoughts

Give Us Some Feedback on this Review

 Intel's V8-Demo System
"Octopussy"
(Review by MS, May 31, 2007)

Memory Subsystem: Latencies

Access latencies were horrendous in the Camino chipset with the memory controller hub, and placing the controller on the DIMM's PCB instead of having it on the motherboard can hardly be anticipated to be fundamentally different in that respect. We mentioned eralier that programs like Cachemem don't work in the Vista64 environment and ScienceMark is not generating representative latency measurements anyway, therefore, we resort to SiSoft Sandra again. Sandra also has, in addition to the "linear access", that is hitting memory addresses in a linear stride pattern, the option of generating random accesses, which essentially represents a page-miss scenario.

Linear Access

Access latencies [ns], lower is better

Random Access

Access latencies [ns], lower is better

Instead of running an entire gamut of data, we use Sandra's internal data base as reference. Note that the scale in both graphs is logarithmic. In the linear access graph, Intel's Core2 Duo E6700 comes in at roughly 30 ns (green trace) whereas the FBDIMM system takes almost 85 ns between linear accesses. However, it is not only the FBDIMM architecture that can increase latencies, another case in point is the ccNUMA architecture that is used for example on the QuadFX systems. Compared to those data that we measured at 134.4 ns (random) and 38.3 ns (linear), the Xeon system looks still rather good.


(BX80557E6300)

next page: => Cache and Intercore Bandwidth =>

All advice and educational articles on LostCircuits are free, but if you feel you can, please make a small donation to us!
Thank you!

General disclaimer: This page only reflects the author's personal opinion and assumes no responsibility whatsoever regarding any of the contents or any damages that may occur explicitly or implicitly from reading the contents of this site. All names and trademarks mentioned in this review are the exclusive property of the respective parent companies.
All contents of this site are protected by international copyright laws. Reproduction of the contents even in parts is not allowed except after written permission by the author and referral to this site.
Copyright 2002 - 2008 LostCircuits