|
Advice Beginners BIOS Guide CPUs Links Mainboards Memory Network Storage Video/Sound Cards Contact Forum SiteMap Sponsors WebNews Home |
. | . |
Prices: Mainboards ABIT ASUS Chaintech Shuttle Soyo Tyan CPU Intel P4 2.4C-800 P4 2.6C-800 P4 2.8C-800 P4 3.0-800 P4 3.2-800 AMD AthlonXP XP 1700+ XP 2000+ XP 2400+ XP 2500+ XP 2700+ XP 3000+ XP 3200+ Athlon64 Athlon64 3200+ Athlon64 FX-51 Opteron Opteron 240 Opteron 242 Opteron 244 Opteron 246 Memory Corsair Crucial Kingston Mushkin OCZ |
LOSTCIRCUITS |
|
| Athlon XP2100+ The end of the Palomino line | |
| (Review by MS, March 26, 2002) |
Granted that Content Creation Winstone2001 is somewhat specialized, it still reflects what has been touted as the future of the PC application, that is multitasking of heavily CPU and memory intensive applications. From the outcome of the benchmark runs, we come to several conclusions:
First and foremost: more system memory does buy better performance. In a somewhat obscure form, this was already posted on the Crucial website several months ago.
Second: the current 133 MHz bus with the synchronous DDR 266 interface is approaching its limitations as predicted some 18 months ago in this article on [H]ardOCP, since we don't see much performance increase by just another speed bump at the expense of internal latencies.
This is where the I personally predict a great future for the AMD Hammer family with its integrated memory controller that, if our predictions are correct, will at least cut the chipset latencies to about 1/20 of the current lag. In addition we will need to see a revolution rather than an evolution of the storage media, serial ATA (II) will be one step in this direction, large disk caches combined with smart prediction algorithms will be needed just as badly.
Where does this leave the up and coming Throughbred and Barton families? First of all, not all applications are ContentCreation Winstones, there are games, office applications and most of all, there is a smaller die size and the consequently reduced production costs. To add, we have the reduced power requirements and SOI technology which needed to be shown as a feasible approach just as well. However, there can be very little doubt that, at least from a technological standpoint, the end of the K7 era is nearing. A logical step in the interim would be to move to a synchronous 166/333 or even 200/400 MHz FSB/DRAM interface, which could extend the life of the K7 platform. On the other hand, this would also require validation of the new bus speed. It might be something to fall back upon if everything else goes wrong, however, AMD's lack of effort in this direction and the possible cancellation of the Barton can only be interpreted that the Hammer family is moving very close to its public launch.
next page: => more =>