Navigate:

Advice
Beginners
BIOS Guide
CPUs
Links
Mainboards
Memory
Network
Storage
Video/Sound Cards

Contact
Forum
SiteMap
Sponsors
WebNews
Home

. .


CPU
Intel
P4 840 D
P4 820 D
P4 630
P4 640
P4 650
P4 660
P4 670

AMD
Athlon64
3500+
3700+
3800+
4000+
X2-3800+
X2-4200+
X2-4400+
X2-4600+
X2-4800+

1-Way Opteron
Opteron 144
Opteron 146
Opteron 148
Opteron 150
Opteron 152

2-Way Opteron
Opteron 240
Opteron 242
Opteron 244
Opteron 246
Opteron 248
Opteron 250
Opteron 252

2-Way Dual Core Opteron
Opteron 270
Opteron 275

nVidia
GF 7800GT
GF 6800GT
GF 6600GT

ATI
R X850 XT PE
R X850 XT
R X800 XT PE
R X800 XT
R X800 XL

Memory

Corsair
Crucial
Kingston
Mushkin
OCZ

What are you
shopping for?







































































LOSTCIRCUITS

SHORTCUTS:
Top page
DQS and CAS latency
tRCD: the new limit?
CMD rate, chip numbers and PCB
Test Systems and Criteria
Micron, Crucial, Mosel-Vitelic
Nanya vs. Nanya, Corsair
256 MB: Corsair and Infineon
Performance: 128 MB DIMMs
Performance: 256 MB DIMMs and conclusion
 High Performance DDR DIMMs   
Ups and Downs or "how do I keep my stick happy?"
(Review by MS, July 17, 2001)


The Test Candidates, 256 MB Density

Unfortunately, Crucial told us that they didn't have any 256 MB DIMMs as review samples available, therefore we cannot cover those.

Corsair

The Corsair XMS 2400 DIMMs are available also in a true double-sided, 2 bank configuration with 16 chips.

All 8 positions on both sides of the PCB are populated with a total of 16 128 Mbit Micron chips and the module is rated to run at 150 MHz and CAS-2. The PCB appears to be the same as the one used in the 128 MB DIMMs


Infineon

Infineon is the first company to provide us with a sample based on 256 Mbi chips. This means that there are only 8 chips required for an overall module density of 256 MByte. In typical Infineon fashion, the latency specs are held extremely conservative specifying the DIMM as 2.5:2:2, an odd combination where the slowest part appears to be the Column Address Strobe (CAS) with 2.5 cycles whereas tRCD and tRP are specified as 2 cycles each

In order to achieve 256 Mbit density, Infineon had to increase the number of rows to 8092 (8k) while keeping the number of column addresses at 4096 (4k) which results in a total of 32 M addresses with 8 bits width.

Closeup of the 32Mx8 (256 Mbit) Infineon chip marked as -7 (143 MHz)

next page:    => Converting Theory Into Practice, 128 MB DIMM performance =>

Click Here!

If you enjoyed reading this article and found it useful, please consider making a small donation to LostCircuits.
Thank you!

General disclaimer: This page only reflects the author's personal opinion and assumes no responsibility whatsoever regarding any of the contents or any damages that may occur explicitly or implicitly from reading the contents of this site. All names and trademarks mentioned in this review are the exclusive property of the respective parent companies.
All contents of this site are protected by international copyright laws. Reproduction of the contents even in parts is not allowed except after written permission by the author and referral to this site.
Copyright 1998 - 2007 LostCircuits