Navigate:

Advice
Beginners
BIOS Guide
CPUs
Links
Mainboards
Memory
Network
Storage
Video/Sound Cards

Contact
Forum
SiteMap
Sponsors
WebNews
Home
. .

Prices:

Mainboards

ABIT
ASUS
Chaintech
Shuttle
Soyo
Tyan

CPU
Intel
P4 2.4C-800
P4 2.6C-800
P4 2.8C-800
P4 3.0-800
P4 3.2-800

AMD
AthlonXP
XP 1700+
XP 2000+
XP 2400+
XP 2500+
XP 2700+
XP 3000+
XP 3200+

Athlon64
Athlon64 3200+
Athlon64 FX-51

Opteron
Opteron 240
Opteron 242
Opteron 244
Opteron 246

Memory

Corsair
Crucial
Kingston
Mushkin
OCZ

What are you
shopping for?



































































































































































LOSTCIRCUITS

SHORTCUTS:
Wildcat VP990
The VPU
Command / Vertec Processors
Generating Textures
AA and a huge cache
Specs and Reality
Test Configuration
Fill Rate, T&L Performance
ViewPERF 7.0
3DS Max benchmarks
Phoenix, Caligari TrueSpace
Conclusions
Your Comments?

Find the Best Deals on 3DLabs graphics Cards

 3DLabs Wildcat VP990
512 MB LFB but...
Whatever Happened to the Specs
(Review by MS, August 1, 2003)

The 3DLabs VPU

For me personally, the term visual processing unit describes an input device of visual stimuli or else the visual pathway from the retina to higher order cortical and non-cortical centers as shown in detail here whereas use of this term to describe an output device somehow mutilates or actually reverses the term's actual meaning to a paradox. For the sake of marketing, we'd have to accept it, though with reservations.

In short, the term VPU was coined to offset the then new P10 from the rest of the pack, namely, nVidia's NV2x and the ATI R200 graphics engine, both of which were cutting edge when they were new but slowly fading away at the time when the P10 family was first introduced. The P10 family was the first processor family to target a consolidation of the flexibility of a CPU with the performance associated and enabled with highly specialized yet rigid graphics processing units. As such, the P10 naturally needs to adhere to the traditional 5 stage pipeline setting required to convert program and user-intervention-generated data into a visible display: